Skip to content
Snippets Groups Projects

SIM:add time smear option for silicon

Merged FU Chengdong requested to merge fucd/CEPCSW1:time into master

Set like as following (unit ps):

from Configurables import PlanarDigiAlg

digiOTK = PlanarDigiAlg("OTKDigi")

...

digiOTK.ResolutionT = [50]

Edited by FU Chengdong

Merge request reports

Loading
Loading

Activity

Filter activity
  • Approvals
  • Assignees & reviewers
  • Comments (from bots)
  • Comments (from users)
  • Commits & branches
  • Edits
  • Labels
  • Lock status
  • Mentions
  • Merge request status
  • Tracking
  • Loading
  • Loading
  • Loading
Please register or sign in to reply
Loading