Skip to content
GitLab
Explore
Sign in
yeq@ihep.ac.cn
dsp-cores
Repository
Branches
Overview
Active
Stale
All
Stale branches
slac-test-rffe_v1
fe8e88f2
·
hdl/modules/wb_un_cross/*: add clock swap enable to deswithing logic
·
Mar 21, 2014
slac-test-rffe_v2
60db50f4
·
hdl/modules/wb_un_cross/*: add clock swap enable to deswithing logic
·
Mar 21, 2014
slac-test
730e52ba
·
Merge branch 'slac-test-rffe_v1' into slac-test
·
Apr 22, 2014
no-sysgen
0bd97f34
·
Leaner architecture, with only 1 CORDIC. Also added reset to ease simulation
·
Jul 16, 2014
multi-ce-exp
5ecff657
·
hdl/ip_cores/concordic: update submodule reference
·
Oct 23, 2014