Tags

Tags give the ability to mark specific points in history as being important

v1.3.2

eeeeaf93 · Merge pull request #33 from slaclab/cryo-det-dev · Jun 22, 2017
```
bug fix for AxiStreamDepacketizer.vhd and general clean up of JESD lib
```
v1.3.1

73356700 · Merge pull request #29 from slaclab/SRP_TX_VALID_THOLD_G · Jun 13, 2017
```
Adding TX_VALID_THOLD_G to SRP modules
```
v1.3.0

cce605ba · Merge remote-tracking branch 'origin/rogue_v2' · Jun 02, 2017
v1.2.12

0dfe37c2 · Merge pull request #21 from slaclab/newCryo · Jun 02, 2017
v1.2.11

3cc183de · Merge pull request #15 from slaclab/ESCORE-175 · May 22, 2017
```
Bug Fix in UDP localhost communication
```
v1.2.10

90f73d30 · Merge pull request #10 from slaclab/GbE_WDT · May 12, 2017
```
periodic tagging of SURF repo
```
v1.2.9

5d98bc92 · fixed bug in assert that was preventing PLL configurations with 2x clock outputs · Apr 27, 2017
```
periodic tagging of SURF repo
```
v1.2.8

b6091448 · Add YAML for LTC2270 · Apr 10, 2017
```
YAML update
```

1805fa22 · CPSW bug fix · Mar 28, 2017

CPSW bug fix and source code header cleanup

Removing the Jesd Inverter Mode. After updating Jesd Tx and Rx to invert sample data.

Added data inversion control registers for JESD TX/RX

v1.2.1

e8e144ca · Fix Status to RO · Mar 17, 2017
v1.2.0

236a7cf0 · Adding yaml #once TAGs · Mar 15, 2017
```
CPSW+EPICS YAML fixed release
```
v1.1.5

49039ac6 · All full buildstamp register to yaml. Add full Status access for AxiStreamDmaRingWrite. · Mar 10, 2017

Adding Bypass Cache and Shift generics to AxiStreamDmaWrite, which fixes the AxiStreamDmaRingWrite.vhd

Periodic backup, which includes new AXIS DMA driver